
#### **MONARCH: Next Generation SoC (Supercomputer on a Chip)**

John J. Granacki, USC/Information Sciences Institute (granacki@isi.edu)

The MONARCH project is sponsored by DARPA under the Polymorphous Computer Architecture Program. MONARCH is developing a revolutionary chip distinguished from other PCA systems by unifying two radically different architectures into a single flexible VLSI device. MONARCH architecture combines the DIVA PIM architecture, developed by USC/ISI as part of the DARPA-sponsored Data Intensive Program, and HPPS (High Performance Processing System) developed by Raytheon with IRAD funds.

We previously presented the motivation for merging these two architectures (HPEC 2002). We have since developed the detailed specifications for the micro architecture of the MONARCH chip and also the software environment, run time system and on-chip communication network. Furthermore, we have completed the evaluation of several benchmarks and we have shown that the MONARCH architecture is capable of achieving a very high stability factor that allows the MONARCH architecture to process data at near peak throughput speeds.

The current version of the MONARCH architecture has undergone continued refinement and the latest performance estimates based on IBM's Cu 08 (90 nanometer CMOS) technology are included in the figure below:



- ♦ 333 MHz Clock
- 64 GFLOPS
- 12 MBytes DRAM
- ♦ 96 MALU

- ♦ 192 ops/clock
- ♦ 64 GOPS
- ♦ 124 KBytes SRAM
- ♦ 8-50 Watts

including suggestions for reducing	completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar OMB control number.	arters Services, Directorate for Infor	mation Operations and Reports	, 1215 Jefferson Davis	Highway, Suite 1204, Arlington	
1. REPORT DATE 01 FEB 2005			2. REPORT TYPE N/A		3. DATES COVERED	
4. TITLE AND SUBTITLE			5a. CONTRACT NUMBER			
MONARCH: Next	Chip)	5b. GRANT NUMBER				
				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) USC/Information Sciences Institute				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITO		10. SPONSOR/MONITOR'S ACRONYM(S)				
		11. SPONSOR/MONITOR'S REPORT NUMBER(S)				
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited				
	1742, HPEC-7 Voluting (HPEC) Works	,	O	0		
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFIC	17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	- ABSTRACT UU	OF PAGES <b>6</b>	RESPONSIBLE PERSON	

Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and

**Report Documentation Page** 

Form Approved OMB No. 0704-0188 Although these performance estimates are lower than the initial peak performance estimates presented earlier, the energy efficiency (measured in OPS/Watt or FLOPS per Watt) of the VLSI implementation is still much higher than most current and near term commercial microprocessors.

We will present details about the micro architecture, particularly the on-chip and off-chip networks as well as the runtime system, the component-based software development environment and MONARCH's performance on the Lincoln Laboratories PCA kernels and benchmarks as predicted by the MONARCH simulator. We will also present an overview of MONARCH's model for morphing and the morphing capabilities envisioned for the first prototype.









# Reconfigurable Computing MONARCH/MCHIP High Efficiency Embeddable TeraFlops Polymorphous Computing Architecture

Mike Vahey / John Granacki

Raytheon / USC-ISI

September 29, 2004

MOrphable Networked micro-ARCHitecture









Exogi






### **MONARCH System on a Chip**

RISC, DRAM, Computing Array, Streaming I/O



**Space and Airborne Systems** 



- Alternative to ASICS or custom hardware
- Demonstrated for RADAR, COM, EO
- Late algorithm freeze retains programmability
- Energy efficiency: 3-6 GFLOPS/W

- Polymorphous Architecture
- Multiple programming modes
- Reconfigurable, streaming DF
- RISC scalar
- RISC SIMD (Altivec like)
- ♦6 RISC processors
- Reconfigurable Computing
  - 96 adders fixed and float
  - 96 multipliers
  - 124 dual port memories
- 248 address generators
- 12 MBytes on chip DRAM
- ♦14 DMA engines
- ◆RapidIO interface
- **♦20 DIFL ports (1.3 GB/s ea)**
- Power 8-50 W (nominal)
- Throughput 64 GFLOPS peak








#### **Application Development Environment & Workstation** Space and Airborne Systems

#### Multiple Computing Modes adapt to application needs:

1) RISC Scalar, 2) Wide Word, 3) Reconfigurable Data Flow





## MONARCH Performance on Lincoln Lab Benchmark Suite




**Space and Airborne Systems** 

957500

**FPCA** 

21982

**FPCA** 



SVD Kernel